70733698

a

70733698 Huang, Kai Li, Fan-Min Shen, Pei-Ling Wu, An-Yeu VLSI design of dual-mode viterbi/turbo decoder for 3GPP ISCAS (2), 773-776 (2004). 2004 EN