Parallelization of reversible ripple-carry adders. (English)
Parallel Process. Lett. 19, No. 2, 205-222 (2009).
1
Mechanical verification of adder circuits using rewrite rule laboratory. (English)
Form. Methods Syst. Des. 13, No. 2, 127-158 (1998).
2
Mechanical verification of adder circuits using Rewrite Rule Laboratory. (English)
Form. Methods Syst. Des. 13, No. 2, 127-158 (1998).
3
On the Testability of One-Dimensional ILAs for Multiple Sequential Faults. (English)
IEEE Transactions on Computers 41, No.07, 906-916 (1992).
4
Asynchronous datapaths and the design of an asynchronous adder. (English)
Form. Methods Syst. Des. 1, No.1, 117-137 (1992).
5
A minimum test set for multiple fault detection in ripple carry adders. (English)
IEEE Trans. Comput. 36, 891-895 (1987).
6
Start
Contact
Print
General Help
