Result 1 to 20 of 39 total
An efficient test data reduction technique through dynamic pattern mixing across multiple fault models (English)
VTS, 285-290 (2011).
1
Reduced overhead soft error mitigation using error control coding techniques (English)
IOLTS, 163-168 (2011).
2
False error vulnerability study of on-line soft error detection mechanisms (English)
J. Electronic Testing 26, No. 3, 323-335 (2010).
3
A generic low power scan chain wrapper for designs using scan compression (English)
VTS, 135-140 (2010).
4
Innovative practices session 1C: innovative practices in RF test (English)
VTS, 39 (2010).
5
Test time reduction using parallel RF test techniques (English)
VTS, 40 (2010).
6
Robust detection of soft errors using delayed capture methodology (English)
IOLTS, 277-282 (2010).
7
Bit-operation-based seed augmentation for LFSR reseeding with high defect coverage (English)
Asian Test Symposium, 331-336 (2009).
8
Design techniques and tradeoffs in implementing non-destructive field test using logic BIST self-test (English)
IOLTS, 237-242 (2009).
9
Low power test for nanometer system-on-chips (SoCs). (English)
J. Low Power Electron. 4, No. 1, 81-100 (2008).
10
A regression based technique for ATE-aware test data volume estimation of system-on-chips (English)
VTS, 53-58 (2008).
11
False error study of on-line soft error detection mechanisms (English)
IOLTS, 53-58 (2008).
12
A systematic approach to synthesis of verification test-suites for modular soc designs (English)
SoCC, 91-96 (2008).
13
Modeling techniques for formal verification of BIST controllers and their integration into SOC designs (English)
VLSI Design, 364-372 (2007).
14
Enhancements in deterministic BIST implementations for improving test of complex socs (English)
VLSI Design, 339-344 (2007).
15
Modified stability checking for on-line error detection (English)
VLSI Design, 787-792 (2007).
16
Methodology for low power test pattern generation using activity threshold control logic (English)
ICCAD, 526-529 (2007).
17
Session abstract (English)
VTS, 86-87 (2006).
18
DFT for low cost SOC test (English)
Asian Test Symposium, 451 (2005).
19
Choosing the right mix of at-speed structural test patterns: comparisons in pattern volume reduction and fault detection efficiency (English)
Asian Test Symposium, 330-336 (2005).
20
Result 1 to 20 of 39 total