io-port.net

first | previous | 1 | next | last

Result 1 to 7 of 7 total

io-port 70106272 Mäkelä, Jari-Matti; Paakkulainen, Jani; Leppänen, Ville

Mvtsim: software simulator for multicore on chip parallel computer architectures (English)

CompSysTech, 15 (2009).

PDF XML AMS-TeX TEXT BIBTeX DOI

io-port 70106452 Paakkulainen, Jani; Mäkelä, Jari-Matti; Leppänen, Ville; Forsell, Martti

Outline of RISC-based core for multiprocessor on chip architecture supporting moving threads (English)

CompSysTech, 11 (2009).

PDF XML AMS-TeX TEXT BIBTeX DOI

io-port 70661620 Saarni, Tuomo; Paakkulainen, Jyri; Mäkilä, Tuomas; Hakokari, Jussi; Aaltonen, Olli; Isoaho, Jouni; Salakoski, Tapio

Implementing a rule-based speech synthesizer on a mobile platform (English)

FinTAL, 349-355 (2006).

PDF XML AMS-TeX TEXT BIBTeX DOI

io-port 05466230 Virtanen, Seppo; Nurmi, Tero; Paakkulainen, Jani; Lilius, Johan

A system-level framework for designing and evaluating protocol processor architectures. (English)

Int. J. Embed. Syst. 1, No. 1-2, 78-90 (2005).

PDF XML AMS-TeX TEXT BIBTeX DOI

io-port 70019853 Paakkulainen, Jani; Virtanen, Seppo; Isoaho, Jouni

Tuning a protocol processor architecture towards DSP operations (English)

SAMOS, 132-141 (2005).

PDF XML AMS-TeX TEXT BIBTeX DOI

io-port 70068901 Virtanen, Seppo; Truscan, Dragos; Paakkulainen, Jani; Isoaho, Jouni; Lilius, Johan

Highly automated FPGA synthesis of application-specific protocol processors (English)

FPL, 269-274 (2005).

io-port 70198406 Virtanen, Seppo; Paakkulainen, Jani; Nurmi, Tero

Capturing processor architectures from protocol processing applications: a case study (English)

DSD, 243-246 (2005).

PDF XML AMS-TeX TEXT BIBTeX URL

first | previous | 1 | next | last

Result 1 to 7 of 7 total