History
1
an:70794756
1


Please fill in your query. A complete syntax description you will find on the General Help page.
A new bit-serial multiplier architecture for area-efficient fpga implementation (English)
Circuits, Signals, and Systems, 333-338 (2004).
WorldCat.org
PDF XML AMS-TeX TEXT BIBTeX
Valid XHTML 1.0 Transitional Valid CSS!