History
1
an:50123439
1


Please fill in your query. A complete syntax description you will find on the General Help page.
Two-level FIFO buffer design for routers in on-chip interconnection networks (English)
IEICE Transactions 94-A, No. 11, 2412-2424 (2011).
WorldCat.org
PDF XML AMS-TeX TEXT BIBTeX URL
Valid XHTML 1.0 Transitional Valid CSS!