Evaluating application mapping scenarios on the cell/B.E. (English)
Concurrency Comput. Pract. Exp. 21, No. 1, 85-100 (2009).
1
An energy consumption characterization of on-chip interconnection networks for tiled CMP architectures. (English)
J. Supercomput. 45, No. 3, 341-364 (2008).
2
Variability and new design paradigms. (English)
IEEE Design and Test of Computers 25, No. 04, 344 (2008).
3
Heuristics core mapping in on-chip networks for parallel stream-based applications. (English)
Bubak, Marian (ed.) et al., Computational science ‒ ICCS 2008. 8th international conference, Kraków, Poland, June 23‒25, 2008. Proceedings, Part I. Berlin: Springer (ISBN 978-3-540-69383-3/pbk). Lecture Notes in Computer Science 5101, 427-435 (2008).
4
Efficient message management in tiled CMP architectures using a heterogeneous interconnection network. (English)
Aluru, Srinivas (ed.) et al., High performance computing ‒ HiPC 2007. 14th international conference, Goa, India, December 18‒21, 2007. Proceedings. Berlin: Springer (ISBN 978-3-540-77219-4/pbk). Lecture Notes in Computer Science 4873, 133-146 (2007).
5
Embedded system design. Topics, techniques and trends. IFIP TC10 working conference: international embedded systems symposium (IESS), May 30 ‒ June 1, 2007, Irvine, CA, USA. (English)
IFIP, International Federation for Information Processing 231. New York, NY: Springer (ISBN 978-0-387-72257-3/hbk). xvi, 444~p. EUR~155.10 (2007).
6
Start
Contact
Print
General Help
