\input zb-basic
\input zb-ioport
\iteman{io-port 06105605}
\itemau{Rebeiro, Chester; Roy, Sujoy Sinha; Mukhopadhyay, Debdeep}
\itemti{Pushing the limits of high-speed GF$(2^{m })$ elliptic curve scalar multiplication on FPGAs.}
\itemso{Prouff, Emmanuel (ed.) et al., Cryptographic hardware and embedded systems - CHES 2012. 14th international workshop, Leuven, Belgium, September 9--12, 2012. Proceedings. Berlin: Springer (ISBN 978-3-642-33026-1/pbk). Lecture Notes in Computer Science 7428, 494-511 (2012).}
\itemab
Summary: In this paper we present an FPGA implementation of a high-speed elliptic curve scalar multiplier for binary finite fields. High speeds are achieved by boosting the operating clock frequency while at the same time reducing the number of clock cycles required to do a scalar multiplication. To increase clock frequency, the design uses optimized implementations of the underlying field primitives and a mathematically analyzed pipeline design. To reduce clock cycles, a new scheduling scheme is presented that allows overlapped processing of scalar bits. The resulting scalar multiplier is the fastest reported implementation for generic curves over binary finite fields. Additionally, the optimized primitives leads to area requirements that is significantly lesser compared to other high-speed implementations. Detailed implementation results are furnished in order to support the claims.
\itemrv{~}
\itemcc{}
\itemut{Elliptic curve scalar multiplication; FPGA; high-speed implementation; Montgomery ladder}
\itemli{doi:10.1007/978-3-642-33027-8\_29}
\end